UID1150208
威望7
金钱5867
交易诚信度2
主题56
帖子1014
注册时间2013-6-4
最后登录2026-2-14
中级会员
  
交易诚信度2
注册时间2013-6-4
|

楼主 |
发表于 2015-8-27 17:01
|
显示全部楼层
本帖最后由 fzm123 于 2015-8-27 21:02 编辑
minimising"clock-jitter",then the digital signal is oversampied to 96kHZ wich a filter uaing a crystal CS8420 chip .after fuis the signal goes to a crystal cs4392 24/192 DAC this freshly converted analogue signal is filtered by a passive network and sent to a valve preamp stage which operates inpure clss a. this valve output stage is said to be zero fcedback and utilises an electro harmonix russian 12AU7A/ECC82EH variety .
unison says that "the electronic circuits are fed from one large low flux power transformer designed specially by unison research for this project five separate stabilized power supply stages are used. of which the one providing anode voltage (to the valve)is a power MOSFET stage |
|